Abstract-A simple and novel predictive duty cycle control strategy for boost power factor correction (PFC) converter is proposed. The duty cycle is calculated based on input current, input voltage and output voltage for every cycle. The operating principles and control scheme are analyzed and discussed in detail. Simulation results of a 100W boost power PFC prototype point out that high power factor and low input current total harmonic distortion (THD) are achieved over the entire output power range using proposed control strategy. The results prove to be satisfactory.
I. INTRODUCTION
ith the urgent need to improve the energy quality and efficiency of the electric system, it is necessary using a PFC converter to meet international energy standards such as IEC 1000-3-2 [1] and IEEE-519 [2] . The most widely used converter for this application is the boost PFC converter, as shown in Figure. 1 (a). Digital controls enable potential performance and cost advantage over analog counterparts, such as lower sensitivity to parameter variations and programmability. Although digital implementation of PFC converter is achieved in recent years, there is still bottleneck for digital control of PFC mainly due to the high calculation requirement in digital implementation [3] [4] [5] . The traditional average current mode control algorithm which is widely used involves in complicated two loop control(outer voltage loop, inner current loop) [6] .Implementation of this algorithm will inevitably require a large number of logic elements, a high speed digital controller, limited switching frequency [7] . Other simpler control algorithm, for instance, peak current mode control with slope compensation couldn't achieve high power factor correction results. One-cycle control (OCC) method shown in [8] enables the variable-duty-cycle control with the two resettable integrators and input voltage feedforward network instead of the square-root operator and multiplier. Ye and Jovanovic digitally realized the analog control scheme in [9] and eliminated complicated analog calculation circuits, while the calculation burden of digital controller is increased. The new predictive duty cycle control strategy for boost PFC implementation proposed in this paper will provide a low calculation requirement, low cost, low THD, good steady and transient state performance for digital implementation choose in versatile application fields.
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II. THE PRINCIPLE OF PROPOSED ALGORITHM
The boost topology is showed in Figure. 1 (a). The boost equivalent circuit is showed respectively in Figure. 1 (b) and Figure. 1 (c) when the switch S is on or off. When the switch S is on, the inductor current i L (t), can be expressed as
When the switch S is off, the inductor current i L (t), can be expressed as
While V in (t) is the input voltage, V o (t) is the output voltage, t(n) and t(n+1) are the beginning instant of n th and (n+1) th switching cycle, d(n) is the duty cycle in n th switching cycle, and T S is the switching period. If the inductor current remains above zero for the full duration of the switching period, the converter is operating in continuous conduction mode (CCM). If, however, the inductor current falls to zero and remains at zero for a portion of the off period T off , the mode of operation is known as discontinuous conduction mode (DCM). Generally, CCM is preferable for high and middle power level application, due to its low current ripple, fixed switching frequency, less complex electromagnetic interference (EMI) filtering. Presented algorithm in this paper is mainly designed for Boost PFC converter operating in CCM.
According to the essential point of power factor correction, the input current, which in this boost topology is the inductor current i L (t), should be proportional to the input voltage V in (t). As the switching frequency is much higher than the line 
Figure.2 inductor current in CCM operation
The inductor current at the switching off instant
Therefore, the average current of a switching cycle i avg [t(n)] can be deducted as
Analysis before explains PFC converter should keep the average current of switching cycle following the V in (t) of this cycle, can be expressed as
is the value of the reference current, which is output of voltage loop regulator. The equation above indicates the required duty cycle of present switching cycle d(n) can be written as
The implementation of propose boost PFC converter is based on the algorithm expressed in equation (6) . The block diagram of the proposed duty cycle control for PFC is showed in Figure. 3. R5 is a small value sample resistor for input current i L with negligible power consumption. The output of PID regulation block, K PID is specified as the input admittance of the switching cycle. DIV LUT in the diagram stands for look up table of the possible division results. The duty cycle d(n) is obtained by simple calculation. 
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Figure.3 control scheme diagram of proposed PFC controller III. STABILITY ANALYSIS The proposed strategy control is a single output voltage loop system with a input current deadbeat control. The current deadbeat control will force the input current to follow the reference current to get unity power factor for every switching cycle. It's assumed that K vo , K iL and K vi are sample coefficients of output voltage, input current and input voltage respectively.
If we assume the efficiency of the converter is approximate 1, the input current completely follows the reference current
Where V irms is root mean square (RMS) value of input voltage, from equation (7) we conclude (8) And from the output of the converter, we could get the output current can be expressed as
Add perturbation and linearize equation (8) and equation (9), after laplace transform we could get
After zero-hold z transform we could get
T AD is the sample period of output voltage AD converter. G vo (z) is discrete transfer function from G in to V o . We base on Figure. 4 to design a PI compensator G v (z) to make sure a 20Hz bandwidth voltage loop. This low bandwidth could make the voltage loop stable with instinctive double input frequency ripple in the output voltage. As observed in Fig.5 , we have a less than 3% output voltage ripple, which is acceptable in PFC application. Simulation results under different output power prove the proposed control str tegy is suitable for Boost PFC converter operating in CCM, with power factor (PF) and THD value illustrated in table II. This paper highlighted a simple single-loop control algorithm based on the digital implementation. Simulated results have proved its feasibility and good dynamics response, further test based on FPGA can be used to verify this control strategy. The main feature of the proposed control method is that the inductor current is directly sensed to predict the average inductor current. The next step of research group will be the implementation of propose algorithm. The proposed control techniques will be verified and compared with the conventional approach based on the experimental result achieved with a 200 W prototype. The power level test circuits will be design based on the feature of proposed algorithm, and the proposed digital control system must be implemented in FPGA or other programmable devices capable of performing the calculations, evaluation the duty cycle and generating the switch PWM signal, complexity of integrated circuit realization is simplified efficiently.
